Digital Principles and Computer Organization: Chapter 7: Sequential Circuits - Registers

Universal Shift Register

Questions: 1. What is meant by universal shift register? Explain the principle of operation of 4-bit universal shift register. 2. Explain the operation of universal shift register with neat block diagram.

Universal Shift Register

• A register capable of shifting in one direction only is a unidirectional shift register. A register capable of shifting in both directions is a bidirectional shift register. If the register has both shifts (right shift and left shift) and parallel load capabilities, it is referred to as Universal shift register.

• Fig. 7.4.1 shows the 4–bit universal shift register. It has all the capabilities listed above. It consists of four flip–flops and four multiplexers. The four multiplexers have two common selection inputs S1 and S0, and they select appropriate input for D flip–flop. Table 7.4.1 shows the register operation depending on the selection inputs of multiplexers. When S1S0 = 00, input 0 is selected and the present value of the register is applied to the D inputs of the flip–flops. This results no change in the register value. When S1S0 = 01, input 1 is selected and circuit connections are such that it operates as a right shift register. When S1S0 = 10, input 2 is selected and circuit connections are such that it operates as a left shift register. Finally, when S1S0 = 11, the binary information on the parallel input lines is transferred into the register simultaneously and it is a parallel load operation. (Refer Fig. 7.4.1)


 

Review Questions

1. What is meant by universal shift register? Explain the principle of operation of 4–bit universal shift register.

2. Explain the operation of universal shift register with neat block diagram.

 

Digital Principles and Computer Organization: Chapter 7: Sequential Circuits - Registers : Tag: : - Universal Shift Register


Digital Principles and Computer Organization: Chapter 7: Sequential Circuits - Registers



Under Subject


Digital Principles and Computer Organization

CS25C06 2nd Semester AIDS, CSE, IT, CSE(CY) Dept | 2025 Regulation | 2nd Semester 2025 Regulation



Related Subjects


English Essentials II

EN25C02 2nd Semester | 2025 Regulation | 2nd Semester 2025 Regulation



Linear Algebra

MA25C02 2nd Semester | 2025 Regulation


Applied Physics (CSIE) II

PH25C03 2nd Semester AIDS, CSE, IT, CSE(CY) Dept | 2025 Regulation | 2nd Semester 2025 Regulation


Digital Principles and Computer Organization

CS25C06 2nd Semester AIDS, CSE, IT, CSE(CY) Dept | 2025 Regulation | 2nd Semester 2025 Regulation


Basic Electrical and Electronics Engineering

EE25C01 2nd Semester | 2025 Regulation | 2nd Semester 2025 Regulation


Python for Data Science

AD25201 2nd Semester AIDS Dept | 2025 Regulation | 2nd Semester 2025 Regulation


Re-Engineering for Innovation

ME25C05 2nd Semester | 2025 Regulation | 2nd Semester 2025 Regulation


Python for Data Science - Laboratory

AD25201 2nd Semester AIDS Dept | 2025 Regulation | 2nd Semester 2025 Regulation